Wafer-Level Testing and Test During Burn-In for Integrated Circuits

Cover Art for 9781596939899, Wafer-Level Testing and Test During Burn-In for Integrated Circuits by Sudarshan Bahukudumbi, Krishnendu Chakrabarty
ISBN: 9781596939899
Publisher: Artech House Publishers
Published: 28 February, 2010
Format: Hardcover
Language: English
1 other edition of this product
Saving: Saving: $136.95 or 44%

Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn h


Booko is reader-supported. When you buy through links on our site, we may earn an affiliate commission. Learn more

Historical Prices

This graph is for informational purposes only. Occasionally pricing data is captured incorrectly, through bugs in Booko or the stores supplying data, which may distort the graph, providing undue hope that even lower prices sometimes appear.

Recently Updated